Pipelined MIPS32 Processor Built in Verilog
This is a pipelined 32 bit MIPS processor built in verilog that was completed in my Organization of Digital Computers Laboratory class. This design fufills the majority of the MIPS32 design spec, with the ALU_OP codes being slightly different from the actual ISA in order to comply with how the professor had designed the grading testbench.
In order to see the processor in action, Import all files into Vivado and run the behavioral simulation.
Some screenshots:
