-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy path_azido_to_axi_xst.prj
36 lines (36 loc) · 5.01 KB
/
_azido_to_axi_xst.prj
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
vhdl proc_common_v3_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd"
vhdl proc_common_v3_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd"
vhdl proc_common_v3_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd"
vhdl proc_common_v3_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd"
vhdl proc_common_v3_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd"
vhdl proc_common_v3_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd"
vhdl proc_common_v3_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd"
vhdl axi_lite_ipif_v1_01_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd"
vhdl axi_lite_ipif_v1_01_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd"
vhdl axi_lite_ipif_v1_01_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd"
vhdl axi_master_burst_v1_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rdmux.vhd"
vhdl axi_master_burst_v1_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_demux.vhd"
vhdl axi_master_burst_v1_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_skid2mm_buf.vhd"
vhdl axi_master_burst_v1_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_skid_buf.vhd"
vhdl axi_master_burst_v1_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_first_stb_offset.vhd"
vhdl axi_master_burst_v1_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_stbs_set.vhd"
vhdl axi_master_burst_v1_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_strb_gen.vhd"
vhdl axi_master_burst_v1_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd"
vhdl axi_master_burst_v1_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd"
vhdl axi_master_burst_v1_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_addr_cntl.vhd"
vhdl axi_master_burst_v1_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rddata_cntl.vhd"
vhdl axi_master_burst_v1_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_status_cntl.vhd"
vhdl axi_master_burst_v1_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wrdata_cntl.vhd"
vhdl axi_master_burst_v1_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd"
vhdl axi_master_burst_v1_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_reset.vhd"
vhdl axi_master_burst_v1_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_cmd_status.vhd"
vhdl axi_master_burst_v1_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd"
vhdl axi_master_burst_v1_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_llink.vhd"
vhdl axi_master_burst_v1_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_llink.vhd"
vhdl axi_master_burst_v1_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd"
vhdl proc_common_v3_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd"
vhdl proc_common_v3_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd"
vhdl proc_common_v3_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd"
vhdl proc_common_v3_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd"
vhdl proc_common_v3_00_a "C:\Xilinx\14.4\ISE_DS\EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd"
vhdl azido_to_axi_v1_00_a "../hdl/vhdl/azido_to_axi.vhd"