Hdl as submodule #5
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Add the HDL as a submodule that gets the hdl_2021_r1 branch. The URL is from our fork, so that we can have our custom .tcl script that stitches in the encoder (and any other custom work we have in the future).
So it's handy when moving to processor side tests.
…i_adrv9371_zc706 into hdl-as-submodule
Abraxas3d
added
bug
…i_adrv9371_zc706 into hdl-as-submodule
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This pull request combines work done to make the HDL and the DVB_FPGA directories function correctly as submodules, with the work done to solve the build errors with missing files and change a hardcoded path.