-
Notifications
You must be signed in to change notification settings - Fork 7
/
Copy pathroad.html
279 lines (207 loc) · 9.34 KB
/
road.html
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta name="generator" content=
"HTML Tidy for Mac OS X (vers 25 March 2009), see www.w3.org" />
<meta http-equiv="content-type" content=
"text/html; charset=us-ascii" />
<title>Qucs project: roadmap</title>
<link href="qucsweb.css" rel="stylesheet" type="text/css" />
<!-- header and footer include scripts -->
<script src="headerfooter.js" type="text/javascript">
</script>
</head>
<body>
<!-- include the common web page header -->
<script type="text/javascript">
//<![CDATA[
header()
//]]>
</script>
<div id="main">
<hr />
<h3><a name="#roadmap">Overall roadmap</a></h3>The development
of Qucs goes through several steps. The following table gives a
rough outline of these stages.
<ul>
<li><font color="#000080"><b>Stage 5 - Design realization,
production, verification.</b></font></li>
<li style="list-style: none">
<br />
<br />
<ul>
<li>Layout editor for PCB and chip. <img src=
"images/unchecked.png" border="0" align="middle" /></li>
<li>Layout tools: DRC, ERC, LVS, ... <img src=
"images/unchecked.png" border="0" align="middle" /></li>
<li>Monte Carlo simulation (device mismatch and process
mismatch) based on real technology data. <img src=
"images/unchecked.png" border="0" align="middle" /></li>
<li>Automated data aquisition from measurement equipment;
easy to use measurement setups. <img src=
"images/unchecked.png" border="0" align="middle" /></li>
</ul><br />
</li>
<li><font color="#000080"><b>Stage 4 - Implementation of
industry standard device models.</b></font></li>
<li style="list-style: none">
<br />
<br />
<ul>
<li>Implementation of BSIM series. <img src=
"images/unchecked.png" border="0" align="middle" /></li>
<li>Implementation of HICUM. <img src=
"images/checked.png" border="0" align="middle" /></li>
<li>Implementation of MEXTRAM. <img src=
"images/unchecked.png" border="0" align="middle" /></li>
<li>Implementation of VBIC. <img src=
"images/unchecked.png" border="0" align="middle" /></li>
<li>Implementation of EPFL-EKV. <img src=
"images/checked.png" border="0" align="middle" /></li>
</ul><br />
</li>
<li><font color="#000080"><b>Stage 3 - Support for more
design- and synthesis tools.</b></font></li>
<li style="list-style: none">
<br />
<br />
<ul>
<li>Attenuator design tool. <img src="images/checked.png"
border="0" align="middle" /></li>
<li>Smith-Chart tool for noise and power matching.
<img src="images/checked.png" border="0" align=
"middle" /></li>
<li>Filter synthesis tool. <img src="images/checked.png"
border="0" align="middle" /></li>
<li>Improve interaction with other software (data
conversion). <img src="images/unchecked.png" border="0"
align="middle" /></li>
<li>Optimizer -- currently using <a href=
"http://asco.sourceforge.net"></a>ASCO. <img src=
"images/checked.png" border="0" align="middle" /></li>
<li>Transmission line calculator. <img src=
"images/checked.png" border="0" align="middle" /></li>
<li>Device model and subcircuit library manager.
<img src="images/checked.png" border="0" align=
"middle" /></li>
</ul><br />
</li>
<li><font color="#008000"><b>Stage 2 - Implementation of
powerful circuit analysis tools.</b></font></li>
<li style="list-style: none">
<br />
<br />
<ul>
<li>EM field simulator. <img src="images/unchecked.png"
border="0" align="middle" /></li>
<li>Transient simulation using convolution for devices
defined in the frequency domain. <img src=
"images/unchecked.png" border="0" align="middle" /></li>
<li>Digital simulation. <img src="images/checked.png"
border="0" align="middle" /></li>
<li>Improvements in the GUI regarding usability and
design. <img src="images/unchecked.png" border="0" align=
"middle" /></li>
<li>Large signal S-parameter simulation (LSSP) based on
harmonic balance. <img src="images/unchecked.png" border=
"0" align="middle" /></li>
<li>Symbolically defined devices. <img src=
"images/checked.png" border="0" align="middle" /></li>
<li>Verilog-AMS interface. <img src="images/checked.png"
border="0" align="middle" /></li>
</ul><br />
</li>
<li><font color="#008000"><b>Stage 1 - Setup a simple GUI and
a simulator.</b></font></li>
<li style="list-style: none">
<br />
<br />
<ul>
<li>Support for multiple languages. <img src=
"images/checked.png" border="0" align="middle" /></li>
<li>Support for standard types of simulations. Each of
them implemented in the simulation backend. Communication
between GUI and simulator using files or pipes.</li>
<li style="list-style: none; display: inline">
<ul>
<li>S-Parameter <img src="images/checked.png" border=
"0" align="middle" /></li>
<li>AC <img src="images/checked.png" border="0"
align="middle" /></li>
<li>DC <img src="images/checked.png" border="0"
align="middle" /></li>
<li>Transient <img src="images/checked.png" border=
"0" align="middle" /></li>
<li>Harmonic Balance <img src="images/unchecked.png"
border="0" align="middle" /></li>
<li>AC Noise <img src="images/checked.png" border="0"
align="middle" /></li>
<li>S-Parameter Noise <img src="images/checked.png"
border="0" align="middle" /></li>
</ul>
</li>
<li>Create data representation visualisations (diagrams).
<img src="images/checked.png" border="0" align=
"middle" /></li>
<li>Implement an easy to use schematic editor. <img src=
"images/checked.png" border="0" align="middle" /></li>
</ul><br />
</li>
</ul>
<h3>Legend</h3>
<blockquote>
<img src="images/unchecked.png" border="0" align=
"middle" />indicates that nothing or very little effort has
been made.<br />
<img src="images/checked.png" border="0" align=
"middle" />indicates availability.<br />
<font color="#008000">Green text</font> is currently worked
on or even finished.<br />
<font color="#000080">Blue text</font> is future work.
</blockquote>
<h3><a name="#specific">Specific TODO items</a></h3><a name=
"#specific">We are looking for people who can help us with the
following things. If you have even a slight idea about one of
these, then please (<a href="https://lists.sourceforge.net/lists/listinfo/qucs-devel">subscribe</a> and) contact us at</a> <a href=
"mailto:[email protected]"><em><[email protected]></em></a>.
<ul>
<li><s>model of microstrip cross junction</s></li>
<li>writing tutorials about how to use Qucs or design guides,
see <a href="docs.html#manual">here</a> for details</li>
<li>import/export filters for datasets, netlists schematics
of other EDA software</li>
<li>creation of example schematics</li>
<li>maintenance of the Debian package on a regular basis</li>
<li>variable step-size coefficients for Adams-Bashford
(implicit multi-step integrator)</li>
<li>paint logos and icons for the GUI</li>
<li>checking Qucs to compile and run on a variety of systems
and platforms</li>
<li>translation of the GUI and the internal help system</li>
<li>filter transformations: LC filters to microstrip and/or
active filters</li>
<li>coplanar models for non-zero metalization thickness</li>
<li>publications and/or help for harmonic balance noise
analysis</li>
<li>EM field simulator (something like ADS Momentum)</li>
<li>synthesis tools, e.g. <s>attenuators</s>, active
filters</li>
<li>implementation of transmission lines for transient
simulation</li>
<li>implementations of non-linear models like MOSFETs</li>
<li><s>digital simulation engine via VHDL</s> -- decided to
use FreeHDL for now</li>
<li>regression test framework and initial test cases for the
simulation engine</li>
<li>maintenance of the FreeBSD (*BSD) package</li>
</ul>
<hr />
</div><!-- include the common web page header -->
<script type="text/javascript">
//<![CDATA[
footer()
//]]>
</script>
</body>
</html>