Skip to content

Latest commit

 

History

History
2 lines (2 loc) · 180 Bytes

README.md

File metadata and controls

2 lines (2 loc) · 180 Bytes

FPU_Division

SystemVerilog based IEEE-754 Floating Point Division Algorithm. It is synthesizable functional block of FPU divide unit tested and verified on Mentor Questa 2021.3.