You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Expertise (languages/frameworks/etc.): Verilog, Python, Java, C, C++
Research
When do you want to do research?
I am interested in doing research over the summer, potentially as part of the BURE program. However, before applying, I would like to discuss potential projects I could contribute to.
What is exciting to you about research?
I am deeply fascinated by computer architecture and eager to explore its various aspects. In particular, I want to understand the most efficient ways to design hardware. Research offers an opportunity to delve into these topics, bridge the gap between software and hardware, and contribute to innovative architectural solutions.
What kind of research do you want to do?
I am most excited about research that involves designing RTL implementations and hardware in simulation. Additionally, I want to learn more about compiler construction and how it can be leveraged to enhance hardware design.
Background
Was there a paper that particularly excited you?
I found this [paper] to be an insightful read as a member of the Alian research group. The in-depth exploration of Near-Memory Acceleration (NMA) and its potential to achieve substantial speedups was particularly exciting. The paper demonstrated how moving computation closer to memory can significantly reduce data movement overhead and improve efficiency. The evaluation showed impressive speedups on real-world workloads.
More broadly, I’m deeply fascinated by chip design, as I see many parallels between it and neuroscience. While reading about the Scale-Out NMA architecture, I couldn’t help but draw connections to how the human brain processes information. It makes me wonder whether biological systems have their own mechanisms for near-memory acceleration, optimizing certain types of memory retrieval and processing.
Which of the current research projects would you be interested in working on and why?
I am particularly excited about the Filament project. I would like to synthesize various hardware designs using this language to validate its effectiveness. Additionally, I am interested in understanding its architecture in greater depth and maybe contribute to buillding it.
Another project I am excited by is Rio. I would love to delve into computer architecture deeper by building a compiler for networking policies. Building an interpreter for CS3110 was one of the most interesting projects in the class and I would be very interested in learning how to build a compiler.
Anything else you want to tell us about yourself?
Yes! I am currently working with Professor Zhiru Zhang to synthesize a Differentiable Logic Gate Network architecture in hardware using an HLS language developed by the Zhang lab. One of my primary goals this semester is to synthesize systolic arrays using the Allo programming language.
Personal Details
Name: Rohan Kalluraya
Undergrad or MEng? Undergrad
Year in Cornell:
4th SemesterRelevant classes: CS 3110, CS 3420, ECE 2300, ECE 2100, ECE 3200
Expertise (languages/frameworks/etc.): Verilog, Python, Java, C, C++
Research
When do you want to do research?
I am interested in doing research over the summer, potentially as part of the BURE program. However, before applying, I would like to discuss potential projects I could contribute to.
What is exciting to you about research?
I am deeply fascinated by computer architecture and eager to explore its various aspects. In particular, I want to understand the most efficient ways to design hardware. Research offers an opportunity to delve into these topics, bridge the gap between software and hardware, and contribute to innovative architectural solutions.
What kind of research do you want to do?
I am most excited about research that involves designing RTL implementations and hardware in simulation. Additionally, I want to learn more about compiler construction and how it can be leveraged to enhance hardware design.
Background
Was there a paper that particularly excited you?
I found this [paper] to be an insightful read as a member of the Alian research group. The in-depth exploration of Near-Memory Acceleration (NMA) and its potential to achieve substantial speedups was particularly exciting. The paper demonstrated how moving computation closer to memory can significantly reduce data movement overhead and improve efficiency. The evaluation showed impressive speedups on real-world workloads.
More broadly, I’m deeply fascinated by chip design, as I see many parallels between it and neuroscience. While reading about the Scale-Out NMA architecture, I couldn’t help but draw connections to how the human brain processes information. It makes me wonder whether biological systems have their own mechanisms for near-memory acceleration, optimizing certain types of memory retrieval and processing.
Which of the current research projects would you be interested in working on and why?
I am particularly excited about the Filament project. I would like to synthesize various hardware designs using this language to validate its effectiveness. Additionally, I am interested in understanding its architecture in greater depth and maybe contribute to buillding it.
Another project I am excited by is Rio. I would love to delve into computer architecture deeper by building a compiler for networking policies. Building an interpreter for CS3110 was one of the most interesting projects in the class and I would be very interested in learning how to build a compiler.
Anything else you want to tell us about yourself?
Yes! I am currently working with Professor Zhiru Zhang to synthesize a Differentiable Logic Gate Network architecture in hardware using an HLS language developed by the Zhang lab. One of my primary goals this semester is to synthesize systolic arrays using the Allo programming language.
Attach a CV/Resumé: https://drive.google.com/file/d/138Iu2wvCfsNUhynrVT08RhDk-JgW1tOy/view?usp=sharing
The text was updated successfully, but these errors were encountered: