A simulation of a pipelined, superscalar processor with multiple executions and out-of-order execution with sequential consistency using a circular Reorder Buffer.
This repository has been archived by the owner on Jun 8, 2021. It is now read-only.