stm32f407ve_boardRT Run.cfg

# This is an stm32f407ve_boardRT board with a single STM32F407VETx chip
#
# Generated by System Workbench for STM32
# Take care that such file, as generated, may be overridden without any early notice. Please have a look to debug launch configuration setup(s)

source [find interface/stlink.cfg] 

set WORKAREASIZE 0x8000

transport select "hla_swd"

set CHIPNAME STM32F407VETx
set BOARDNAME stm32f407ve_boardRT

# Enable debug when in low power modes
set ENABLE_LOW_POWER 1

# Stop Watchdog counters when halt
set STOP_WATCHDOG 1

# STlink Debug clock frequency
set CLOCK_FREQ 4000

# use software system reset
reset_config none
set CONNECT_UNDER_RESET 0

source [find target/stm32f4x.cfg]