Skip to content

Latest commit

 

History

History
23 lines (14 loc) · 884 Bytes

EE332.md

File metadata and controls

23 lines (14 loc) · 884 Bytes

EE332 Digital System Design

Introduction

Digital system design with FPGAs using VHDL.

For the difference between VHDL and Verilog, refer to Hardware Description Languages: VHDL vs Verilog, and Their Functional Uses by Cadence.

Lecture

Labs

Project

Books

  • P.P. Chu, RTL hardware design using VHDL, John Wiley & Sons, 2006.