Skip to content
View hasecilu's full-sized avatar
🏠
Working from home
🏠
Working from home

Block or report hasecilu

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Stars

FPGA

10 repositories

Learning FPGA, yosys, nextpnr, and RISC-V

C++ 2,660 252 Updated May 11, 2024

SD-Card controller, using either SPI, SDIO, or eMMC interfaces

Verilog 233 39 Updated Jan 4, 2025

A modern hardware definition language and toolchain based on Python

Python 1,618 175 Updated Jan 25, 2025

Yosys Open SYnthesis Suite

C++ 3,610 902 Updated Jan 27, 2025

Build your hardware, easily!

C 3,131 587 Updated Jan 27, 2025

Multi-platform nightly builds of open source digital design and verification tools

Shell 934 86 Updated Jan 27, 2025

A Python toolbox for building complex digital hardware

Python 1,247 211 Updated Jan 16, 2025

GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard Verilog VCD/EVCD files and allows their viewing.

C 692 123 Updated Jan 17, 2025

Verilator open-source SystemVerilog simulator and lint system

C++ 2,682 631 Updated Jan 26, 2025

FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.

Jupyter Notebook 277 113 Updated Jan 14, 2025