This is the implementation of a multi cycle processor that uses an architecture that is similar to MIPS architecture and has a custom ISA that runs on it.
-
Notifications
You must be signed in to change notification settings - Fork 0
TunaBicim/Verilog-MultiCycleProcessor
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
MIPS architecture inspired processor that runs custom ISA.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published