Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Various preprocessing fixes for Versal routing #1112

Closed
wants to merge 47 commits into from
Closed
Changes from 1 commit
Commits
Show all changes
47 commits
Select commit Hold shift + click to select a range
435152a
[IntentCode] Add isVersalCnode() helper method
eddieh-xlnx Nov 20, 2024
76b0ba9
[GlobalSignalRouting] Allow INTF CNODEs, all CNODEs even if reserved
eddieh-xlnx Nov 20, 2024
71740fe
Revert "[IntentCode] Add isVersalCnode() helper method"
eddieh-xlnx Nov 20, 2024
bc247dc
Move Versal {B,C}NODE heuristic from determineRoutingTargets() to
eddieh-xlnx Nov 20, 2024
91cbe03
[RouterHelper] invertPossibleGndPinsToVccPins() exception for DSP58
eddieh-xlnx Nov 20, 2024
658a7a4
[DesignTools] getAllRoutedSitePinsFromPhysicalPin() handle SLICE_FF_C…
eddieh-xlnx Nov 20, 2024
3427a33
[DesignTools] getAllRoutedSitePinsFromPhysicalPin() to handle DSP_CAS…
eddieh-xlnx Nov 20, 2024
eeae81d
[CUFR] CUFR and PartialCUFR to default to --hus
eddieh-xlnx Nov 20, 2024
618f1ce
[RouterHelper] invertPossibleGndPinsToVccPins() to invert Versal BRAM…
eddieh-xlnx Nov 21, 2024
4e45bc0
[RouterHelper] invertPossibleGndPinsToVccPins() to use correct sitewire
eddieh-xlnx Nov 21, 2024
ffded93
[DesignTools] createA1A6ToStaticNets() to handle SRL16s on LUT5+6
eddieh-xlnx Nov 21, 2024
69365c3
Fix DesignTools.createA1A6ToStaticNets()
eddieh-xlnx Nov 21, 2024
4930800
[RouteNode] Correct assertions in setBaseCost() for Versal
eddieh-xlnx Nov 21, 2024
6da582b
[TestNode] Extend testNodeReachabilityVersal
eddieh-xlnx Nov 21, 2024
25c3ee9
Update comment
eddieh-xlnx Nov 21, 2024
994b869
2024.2.0 generated files update
clavin-xlnx Nov 22, 2024
4eddf48
Updated device/data files for 2024.2.0
clavin-xlnx Nov 22, 2024
6c81257
Merge branch '2024.2.0' of github.com:Xilinx/RapidWright into 2024.2.0
clavin-xlnx Nov 22, 2024
377465b
2024.2.0-rc1
clavin-xlnx Nov 22, 2024
78346a4
Update tests to reflect bug fixes and minor behavior changes (#1110)
clavin-xlnx Nov 22, 2024
34ab95a
Changes to support new array-based cell pin mappings (#1101)
clavin-xlnx Nov 22, 2024
2c44feb
[TestNet] Improve testSetPinsMultiSrcStatic to track many sources (#…
eddieh-xlnx Nov 22, 2024
d01753e
Merge branch '2024.2.0' into test_rwroute_versal
eddieh-xlnx Nov 22, 2024
712ff70
First phase of cleanup; do not pass RouteNode between methods
eddieh-xlnx Nov 22, 2024
113fc89
[VersalClockRouting] Rewrite without RouteNode
eddieh-xlnx Nov 22, 2024
87e87d9
More tidying up
eddieh-xlnx Nov 22, 2024
a8491ef
[IntentCode] Add isVersalCnode() helper method
eddieh-xlnx Nov 20, 2024
a44f707
[GlobalSignalRouting] Allow INTF CNODEs, all CNODEs even if reserved
eddieh-xlnx Nov 20, 2024
255e52a
Revert "[IntentCode] Add isVersalCnode() helper method"
eddieh-xlnx Nov 20, 2024
adcb6a9
Move Versal {B,C}NODE heuristic from determineRoutingTargets() to
eddieh-xlnx Nov 20, 2024
1862adb
[RouterHelper] invertPossibleGndPinsToVccPins() exception for DSP58
eddieh-xlnx Nov 20, 2024
34830b1
[DesignTools] getAllRoutedSitePinsFromPhysicalPin() handle SLICE_FF_C…
eddieh-xlnx Nov 20, 2024
67022d0
[DesignTools] getAllRoutedSitePinsFromPhysicalPin() to handle DSP_CAS…
eddieh-xlnx Nov 20, 2024
d3cca76
[CUFR] CUFR and PartialCUFR to default to --hus
eddieh-xlnx Nov 20, 2024
6f572ff
[RouterHelper] invertPossibleGndPinsToVccPins() to invert Versal BRAM…
eddieh-xlnx Nov 21, 2024
9cf4ffe
[RouterHelper] invertPossibleGndPinsToVccPins() to use correct sitewire
eddieh-xlnx Nov 21, 2024
29260a6
[DesignTools] createA1A6ToStaticNets() to handle SRL16s on LUT5+6
eddieh-xlnx Nov 21, 2024
14c0e15
Fix DesignTools.createA1A6ToStaticNets()
eddieh-xlnx Nov 21, 2024
a4fa8ee
[RouteNode] Correct assertions in setBaseCost() for Versal
eddieh-xlnx Nov 21, 2024
fed9ed5
[TestNode] Extend testNodeReachabilityVersal
eddieh-xlnx Nov 21, 2024
c168761
Update comment
eddieh-xlnx Nov 21, 2024
2e208b3
Even more tidying
eddieh-xlnx Nov 22, 2024
65ceffb
Last bit of tidying
eddieh-xlnx Nov 22, 2024
d61cab5
Merge branch 'clock_router' into test_rwroute_versal
eddieh-xlnx Nov 22, 2024
f4a2b9b
Merge branch 'preprocess_versal' into test_rwroute_versal
eddieh-xlnx Nov 22, 2024
48f96cd
Merge branch 'clock_router' into test_rwroute_versal
eddieh-xlnx Nov 23, 2024
633a788
Merge branch 'clock_router' into test_rwroute_versal
eddieh-xlnx Nov 27, 2024
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Next Next commit
[IntentCode] Add isVersalCnode() helper method
Signed-off-by: Eddie Hung <[email protected]>
eddieh-xlnx committed Nov 20, 2024

Verified

This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
commit 435152a03c734d10fa41b606b0575c797cc3a922
4 changes: 4 additions & 0 deletions src/com/xilinx/rapidwright/device/IntentCode.java
Original file line number Diff line number Diff line change
@@ -164,6 +164,10 @@ public boolean isVersalClocking() {
NODE_GLOBAL_GCLK == this || NODE_GLOBAL_LEAF == this || NODE_GLOBAL_BUFG == this;
}

public boolean isVersalCnode() {
return NODE_CLE_CNODE == this || NODE_INTF_CNODE == this;
}

private static final int SERIES7_START_IDX = 23;
private static final int SERIES7_END_IDX = SERIES7_START_IDX + 33 - 1;