Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[rtl] add zvma. #957

Draft
wants to merge 1 commit into
base: master
Choose a base branch
from
Draft

[rtl] add zvma. #957

wants to merge 1 commit into from

Conversation

qinjun-li
Copy link
Contributor

No description provided.

@qinjun-li qinjun-li marked this pull request as draft January 23, 2025 04:31
}

class ZVMAInstRequest(parameter: ZVMAParameter) extends Bundle {
val instruction: UInt = UInt(32.W)
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

no need instruction.

Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

add index, the zvma will be dec at vector decode stage.

Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Require should contain all metadata that required by zmva block

Comment on lines +23 to +29
// TEW = SEW * TWIDEN
val tew = UInt(3.W)
// tk can hold values from 0-4, inclusive.
val tk = UInt(3.W)
// tm can hold values from 0-TE, inclusive.
val tm = UInt(parameter.tmWidth.W)
val tn = UInt(parameter.tnWidth.W)
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

inline these to request

Comment on lines +48 to +49
val dataFromLSU: ValidIO[ZVMADataChannel] = Flipped(Valid(new ZVMADataChannel(parameter)))
val dataToLSU: DecoupledIO[ZVMADataChannel] = Decoupled(new ZVMADataChannel(parameter))
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Read/Write Channel not only for LSU, but operand

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants