GitHub - klei0229/processor-design: CS342 Computer Organization: Processor design in VHDL

klei0229 / processor-design Public

Notifications You must be signed in to change notification settings
Fork 0
Star 0

CS342 Computer Organization: Processor design in VHDL

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 10 Commits
_xmsgs		_xmsgs
iseconfig		iseconfig
isim		isim
1.wcfg		1.wcfg
ACU.sym		ACU.sym
ACU.vhd		ACU.vhd
ACU_guide.ncd		ACU_guide.ncd
ADD1.cmd_log		ADD1.cmd_log
ADD1.sym		ADD1.sym
ADD1.vhd		ADD1.vhd
ADD1_testbench.vhd		ADD1_testbench.vhd
ADD1_testbench_isim_beh1.wdb		ADD1_testbench_isim_beh1.wdb
ADD2.cmd_log		ADD2.cmd_log
ADD2.sym		ADD2.sym
ADD2.vhd		ADD2.vhd
ADD2_testbench.vhd		ADD2_testbench.vhd
ALU.cmd_log		ALU.cmd_log
ALU.sym		ALU.sym
ALU.vhd		ALU.vhd
CCSiMP32.jhd		CCSiMP32.jhd
CCSiMP32.schbak		CCSiMP32.schbak
CCSiMP32.schcmd		CCSiMP32.schcmd
CCSiMP32.vhd		CCSiMP32.vhd
CCSiMP32_summary.html		CCSiMP32_summary.html
CCSiMP32a.cmd_log		CCSiMP32a.cmd_log
CCSiMP32a.jhd		CCSiMP32a.jhd
CCSiMP32a.sch		CCSiMP32a.sch
CCSiMP32a.schlog		CCSiMP32a.schlog
CCSiMP32a.sym		CCSiMP32a.sym
CCSiMP32a.vhf		CCSiMP32a.vhf
CCSiMP32a_CCSiMP32a_sch_tb_beh.prj		CCSiMP32a_CCSiMP32a_sch_tb_beh.prj
CCSiMP32a_CCSiMP32a_sch_tb_isim_beh.exe		CCSiMP32a_CCSiMP32a_sch_tb_isim_beh.exe
CCSiMP32a_CCSiMP32a_sch_tb_isim_beh.wdb		CCSiMP32a_CCSiMP32a_sch_tb_isim_beh.wdb
CCSiMP32a_CCSiMP32a_sch_tb_isim_beh1.wdb		CCSiMP32a_CCSiMP32a_sch_tb_isim_beh1.wdb
CCSiMP32a_CCSiMP32a_sch_tb_isim_beh2.wdb		CCSiMP32a_CCSiMP32a_sch_tb_isim_beh2.wdb
CCSiMP32a_CCSiMP32a_sch_tb_isim_beh3.wdb		CCSiMP32a_CCSiMP32a_sch_tb_isim_beh3.wdb
CCSiMP32a_CCSiMP32a_sch_tb_isim_beh4.wdb		CCSiMP32a_CCSiMP32a_sch_tb_isim_beh4.wdb
CCSiMP32a_testbench.vhd		CCSiMP32a_testbench.vhd
DEC.cmd_log		DEC.cmd_log
DEC.sym		DEC.sym
DEC.vhd		DEC.vhd
EXT.cmd_log		EXT.cmd_log
EXT.sym		EXT.sym
EXT.vhd		EXT.vhd
EXT_testbench.vhd		EXT_testbench.vhd
EXT_testbench_isim_beh1.wdb		EXT_testbench_isim_beh1.wdb
EXT_testbench_isim_beh2.wdb		EXT_testbench_isim_beh2.wdb
FSM.cmd_log		FSM.cmd_log
FSM.sym		FSM.sym
FSM.vhd		FSM.vhd
FSM_isim_beh1.wdb		FSM_isim_beh1.wdb
Fibonacci (copy).txt		Fibonacci (copy).txt
Fibonacci.asm		Fibonacci.asm
Fibonacci.bin		Fibonacci.bin
MUX32.cmd_log		MUX32.cmd_log
MUX32.sym		MUX32.sym
MUX32.vhd		MUX32.vhd
MUX32_testbench.vhd		MUX32_testbench.vhd
MUX5.cmd_log		MUX5.cmd_log
MUX5.sym		MUX5.sym
MUX5.vhd		MUX5.vhd
MUX5_testbench.vhd		MUX5_testbench.vhd
MUX5_testbench_isim_beh1.wdb		MUX5_testbench_isim_beh1.wdb
MUX5_testbench_isim_beh2.wdb		MUX5_testbench_isim_beh2.wdb
PC.cmd_log		PC.cmd_log
PC.sym		PC.sym
PC.vhd		PC.vhd
PC_testbench.vhd		PC_testbench.vhd
PC_testbench_isim_beh1.wdb		PC_testbench_isim_beh1.wdb
RAM.cmd_log		RAM.cmd_log
RAM.sym		RAM.sym
RAM.vhd		RAM.vhd
RAM_Test.vhd		RAM_Test.vhd
RAM_init.txt		RAM_init.txt
REG.cmd_log		REG.cmd_log
REG.sym		REG.sym
REG.vhd		REG.vhd
REG_Test.vhd		REG_Test.vhd
ROM.cmd_log		ROM.cmd_log
ROM.sym		ROM.sym
ROM.vhd		ROM.vhd
ROM_Test.vhd		ROM_Test.vhd
ROM_init.txt		ROM_init.txt
alu_testbench.vhd		alu_testbench.vhd
fuse.log		fuse.log
fuse.xmsgs		fuse.xmsgs
fuseRelaunch.cmd		fuseRelaunch.cmd
isim.cmd		isim.cmd
isim.log		isim.log
lab07.gise		lab07.gise
lab07.xise		lab07.xise
par_usage_statistics.html		par_usage_statistics.html
pepExtractor.prj		pepExtractor.prj
sch2HdlBatchFile		sch2HdlBatchFile
shif2.vhd		shif2.vhd
shift_2.cmd_log		shift_2.cmd_log
shift_2.sym		shift_2.sym
shift_2.vhd		shift_2.vhd
shift_2_testbench.vhd		shift_2_testbench.vhd
shift_2_testbench_isim_beh1.wdb		shift_2_testbench_isim_beh1.wdb