Auto-detect trace, remove debugging leftovers

kuznia-rdzeni · Jan 10, 2025 · b334c2d · b334c2d
1 parent 1bbff85
commit b334c2d
Show file tree

Hide file tree

Showing 3 changed files with 7 additions and 30 deletions.
diff --git a/renode/sim_coreblocks.cpp b/renode/sim_coreblocks.cpp
@@ -5,7 +5,6 @@
 
 Coreblocks::Coreblocks()
     : top()
-    , trace(new VerilatedVcdC)
 {
     static uint8_t halted = 0;
 
@@ -33,10 +32,13 @@ Coreblocks::Coreblocks()
 
     //debug.debug_req_i = &top.debug_req_i;
 
+#if VM_TRACE
     Verilated::traceEverOn(true);
+    trace = new VerilatedVcdC;
     top.trace(trace, 99);  // Trace 99 levels of hierarchy (or see below)
     // tfp->dumpvars(1, "t");  // trace 1 level under "t"
     trace->open("/tmp/simx.vcd");  // beware: Renode manipulates CWD
+#endif
     reset();
 }
 
@@ -84,9 +86,13 @@ void Coreblocks::evaluateModel()
 {
     static int i = 0;
     // std::cerr << *this << "addr: " << top.wb_instr___05Fadr << "\ninterrupts: " << top.interrupts << '\n';
+#if VM_TRACE
     trace->dump(i++);
+#endif
     top.eval();
+#if VM_TRACE
     trace->dump(i++);
+#endif
 }
 
 void Coreblocks::onGPIO(int number, bool value)

diff --git a/renode/verilated_coreblocks.repl b/renode/verilated_coreblocks.repl
diff --git a/renode/verilated_coreblocks.resc b/renode/verilated_coreblocks.resc
@@ -23,5 +23,4 @@ macro reset
 """
 
 runMacro $reset
-logLevel -1
Original file line number	Diff line number	Diff line change
Expand Up		@@ -23,5 +23,4 @@ macro reset
		"""

		runMacro $reset
		logLevel -1