Skip to content
/ fpga_tetris Public

This is my Verilog code at ASIC Design course project.It's a FPAG based Tetris Game Atera quartus project,with scoring and puase function.

0 stars 0 forks Branches Tags Activity
Star
Notifications You must be signed in to change notification settings

xiaolingyi/fpga_tetris

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

2 Commits
0.mif
0.mif
 
 
1.mif
1.mif
 
 
2.mif
2.mif
 
 
3.mif
3.mif
 
 
3.txt
3.txt
 
 
L.txt
L.txt
 
 
LH
LH
 
 
LH.mif
LH.mif
 
 
PLLJ_PLLSPE_INFO.txt
PLLJ_PLLSPE_INFO.txt
 
 
README.md
README.md
 
 
asic_tetris.dpf
asic_tetris.dpf
 
 
asic_tetris.qpf
asic_tetris.qpf
 
 
asic_tetris.qsf
asic_tetris.qsf
 
 
asic_tetris.qws
asic_tetris.qws
 
 
asic_tetris_nativelink_simulation.rpt
asic_tetris_nativelink_simulation.rpt
 
 
c.mif
c.mif
 
 
check_top.vwf
check_top.vwf
 
 
control.v
control.v
 
 
control.v.bak
control.v.bak
 
 
control.vwf
control.vwf
 
 
control_2section.bsf
control_2section.bsf
 
 
control_2section.v
control_2section.v
 
 
control_2section.v.bak
control_2section.v.bak
 
 
control_2section.vwf
control_2section.vwf
 
 
datapath.bsf
datapath.bsf
 
 
datapath.v
datapath.v
 
 
datapath.v.bak
datapath.v.bak
 
 
e.mif
e.mif
 
 
key_scanner.bsf
key_scanner.bsf
 
 
key_scanner.v
key_scanner.v
 
 
key_scanner.v.bak
key_scanner.v.bak
 
 
lcd_char.v
lcd_char.v
 
 
lcd_char.v.bak
lcd_char.v.bak
 
 
ling.txt
ling.txt
 
 
music_module.v
music_module.v
 
 
music_module.v.bak
music_module.v.bak
 
 
n.mif
n.mif
 
 
o.mif
o.mif
 
 
pll_1k.v
pll_1k.v
 
 
pll_9M.ppf
pll_9M.ppf
 
 
pll_9M.qip
pll_9M.qip
 
 
pll_9M.v
pll_9M.v
 
 
pll_9M_bb.v
pll_9M_bb.v
 
 
r.mif
r.mif
 
 
rom_c.qip
rom_c.qip
 
 
rom_c.v
rom_c.v
 
 
rom_c_bb.v
rom_c_bb.v
 
 
rom_digital.qip
rom_digital.qip
 
 
rom_digital.v
rom_digital.v
 
 
rom_digital_bb.v
rom_digital_bb.v
 
 
rom_e.qip
rom_e.qip
 
 
rom_e.v
rom_e.v
 
 
rom_e_bb.v
rom_e_bb.v
 
 
rom_n.qip
rom_n.qip
 
 
rom_n.v
rom_n.v
 
 
rom_n_bb.v
rom_n_bb.v
 
 
rom_o.qip
rom_o.qip
 
 
rom_o.v
rom_o.v
 
 
rom_o_bb.v
rom_o_bb.v
 
 
rom_r.qip
rom_r.qip
 
 
rom_r.v
rom_r.v
 
 
rom_r_bb.v
rom_r_bb.v
 
 
rom_s.qip
rom_s.qip
 
 
rom_s.v
rom_s.v
 
 
rom_s_bb.v
rom_s_bb.v
 
 
rom_score.qip
rom_score.qip
 
 
rom_score.v
rom_score.v
 
 
rom_score_bb.v
rom_score_bb.v
 
 
rom_t.qip
rom_t.qip
 
 
rom_t.v
rom_t.v
 
 
rom_t_bb.v
rom_t_bb.v
 
 
rom_x.qip
rom_x.qip
 
 
rom_x.v
rom_x.v
 
 
rom_x_bb.v
rom_x_bb.v
 
 
s
s
 
 
s.mif
s.mif
 
 
score.mif
score.mif
 
 
score.txt
score.txt
 
 
state_task4_19.v
state_task4_19.v
 
 
sync.vwf
sync.vwf
 
 
sync_module.bsf
sync_module.bsf
 
 
sync_module.v
sync_module.v
 
 
sync_module.v.bak
sync_module.v.bak
 
 
t.mif
t.mif
 
 
top.v
top.v
 
 
top.v.bak
top.v.bak
 
 
top_check.v
top_check.v
 
 
top_check.v.bak
top_check.v.bak
 
 
top_check2.vwf
top_check2.vwf
 
 
x.mif
x.mif
 
 

Repository files navigation

fpga_tetris

This is my Verilog code at ASIC Design course project.It's a FPAG based Tetris Game Atera quartus project,with scoring and puase function.

About

This is my Verilog code at ASIC Design course project.It's a FPAG based Tetris Game Atera quartus project,with scoring and puase function.

Resources

Readme
Activity

Stars

0 stars

Watchers

1 watching

Forks

0 forks
Report repository

Releases

No releases published

Packages

No packages published

Languages