Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

OpenPiton Polara FPGA with plic #4

Open
wants to merge 23 commits into
base: openpiton_polara
Choose a base branch
from
+3,250 −176
Open

OpenPiton Polara FPGA with plic #4

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
23 commits
Select commit Hold shift + click to select a range
cb60496
Adding Ara RTL to FPGA Protosyn flow
Aug 7, 2023
b466c83
Adding Alveo U280 board to FPGA Protosyn flow
Aug 7, 2023
affa658
Include BD in Protosyn flow
Aug 11, 2023
5c006aa
Update Polara BD for Protosyn
Aug 11, 2023
aa2f730
Add Alveo U280 config options and IPs
Aug 11, 2023
6e5090b
Replaced Polara BD creation file
Aug 11, 2023
5c0d3a7
[FPGA] Update Alveo U280 constraints
Aug 14, 2023
e6229a6
[FPGA] Bug fixing on U280 flow
Aug 29, 2023
100aa42
[FPGA] Polara timing fix at 50MHz
Oct 9, 2023
f3e55d7
[FPGA] Fix latches in L2 and BRAM wrapper
Oct 31, 2023
cb5dcd7
[FPGA] Update constraints
Oct 31, 2023
40b49ad
[FPGA] Update UART IP frequency config
Oct 31, 2023
df94cc3
Remove old U280 Polara top
Nov 14, 2023
317cc7f
[FPGA] Remove debug probes
Nov 14, 2023
f3d6d52
Merge PLIC CLINT to FPGA branch
Nov 27, 2023
62ce9b0
Fix merge conflicts PLIC CLINT
Nov 27, 2023
84eefd8
Fixed PLIC bug
Nov 29, 2023
7f65643
[FPGA] PLIC/CLINT Integration
Dec 6, 2023
60eeea8
[FPGA] Fix plic flist and latch
Dec 14, 2023
86e28fe
[FPGA] Add register to interrupt signals in chip, better timing
Jan 4, 2024
c9f9948
[FPGA] Update ariane wrapper
Dec 11, 2023
09a758b
[FPGA] Fix FPGA timing loop in FLL
Jul 30, 2024
59d38eb
Format cleanup
Aug 14, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
5 changes: 4 additions & 1 deletion piton/design/chip/fll/rtl/fll_clk_mux.v
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -5,6 +5,9 @@ module fll_clk_mux (
output clk_muxed
);

`ifdef PITON_FPGA_SYNTH
assign clk_muxed = clk2;
`else
assign clk_muxed = clksel ? clk2 : clk1;

`endif
endmodule
12 changes: 10 additions & 2 deletions piton/design/chip/rtl/chip.v.pyv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -352,6 +352,9 @@ module chip(
`endif // ifdef PITON_RV64_PLIC
`endif // ifdef PITON_RV64_PLATFORM

reg [`PITON_NUM_TILES-1:0] timer_irq_reg_i;
reg [`PITON_NUM_TILES*2-1:0] irq_reg_i;

// Tiles JTAG interface
wire jtag_tiles_ucb_val;
wire [`UCB_BUS_WIDTH-1:0] jtag_tiles_ucb_data;
Expand Down Expand Up @@ -1084,11 +1087,11 @@ module chip(
,.unavailable_o ( unavailable[_FLAT_ID_] )
`endif // ifdef PITON_RV64_DEBUGUNIT
`ifdef PITON_RV64_CLINT
,.timer_irq_i ( timer_irq[_FLAT_ID_] )
,.timer_irq_i ( timer_irq_reg_i[_FLAT_ID_] )
,.ipi_i ( ipi[_FLAT_ID_] )
`endif // ifdef PITON_RV64_CLINT
`ifdef PITON_RV64_PLIC
,.irq_i ( irq[_FLAT_ID_*2 +: 2] )
,.irq_i ( irq_reg_i[_FLAT_ID_*2 +: 2] )
`endif // ifdef PITON_RV64_PLIC
`endif // ifdef PITON_RV64_PLATFORM
,
Expand Down Expand Up @@ -1284,6 +1287,11 @@ pmesh_rvic pmesh_rvic (
.tdo_oe_o ( ) // not used
);

always @(posedge clk_muxed) begin
timer_irq_reg_i <= timer_irq;
irq_reg_i <= irq;
end

endmodule

`endif
19 changes: 19 additions & 0 deletions piton/design/chipset/include/mc_define.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -105,6 +105,25 @@
`define DDR3_CS_WIDTH 2
`define DDR3_BG_WIDTH 2
`define DDR3_ODT_WIDTH 2
`elsif ALVEO_BOARD
`define BOARD_MEM_SIZE_MB 8192
`define WORDS_PER_BURST 8
`define WORD_SIZE 8 // in bytes
`define MIG_APP_ADDR_WIDTH 32
`define MIG_APP_CMD_WIDTH 3
`define MIG_APP_DATA_WIDTH 512
`define MIG_APP_MASK_WIDTH 64

`define DDR3_DQ_WIDTH 72
`define DDR3_DQS_WIDTH 18
`define DDR3_ADDR_WIDTH 17
`define DDR3_BA_WIDTH 2
`define DDR3_DM_WIDTH 0
`define DDR3_CK_WIDTH 1
`define DDR3_CKE_WIDTH 1
`define DDR3_CS_WIDTH 1
`define DDR3_BG_WIDTH 2
`define DDR3_ODT_WIDTH 1
`elsif NEXYS4DDR_BOARD
`define BOARD_MEM_SIZE_MB 256
`define WORDS_PER_BURST 8
Expand Down
2 changes: 1 addition & 1 deletion piton/design/chipset/io_ctrl/rtl/int_pkt_gen.v
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -178,7 +178,7 @@ always @(*) begin
pkt_flit1[63:50] = chip_id;
pkt_flit1[49:42] = x_pos;
pkt_flit1[41:34] = y_pos;
pkt_flit1[33:30] = 4'b0; // processor
pkt_flit1[33:30] = 4'h5; // processor
pkt_flit1[29:22] = 8'b1;
if (NOC_ID == 1) begin
pkt_flit1[21:14] = `MSG_TYPE_INTERRUPT_FWD; // interrupt forward
Expand Down
142 changes: 142 additions & 0 deletions piton/design/chipset/io_ctrl/xilinx/alveou280/ip_cores/uart_16550/uart_16550.xci
View file
Open in desktop

Large diffs are not rendered by default.

298 changes: 298 additions & 0 deletions piton/design/chipset/mc/rtl/u280_polara_top.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,298 @@
// Copyright (c) 2024 Polytechnique Montreal
`include "mc_define.h"

`include "noc_axi4_bridge_define.vh"

module u280_polara_top (

input logic pcie_refclk_clk_n ,
input logic pcie_refclk_clk_p ,
input logic pcie_perstn ,
input logic [15:0] pci_express_x16_rxn ,
input logic [15:0] pci_express_x16_rxp ,
output logic [15:0] pci_express_x16_txn ,
output logic [15:0] pci_express_x16_txp ,
input logic resetn ,

output logic c0_ddr4_act_n,
output logic [16:0] c0_ddr4_adr,
output logic [1:0] c0_ddr4_ba,
output logic [1:0] c0_ddr4_bg,
output logic [0:0] c0_ddr4_ck_c,
output logic [0:0] c0_ddr4_ck_t,
output logic [0:0] c0_ddr4_cke,
output logic [0:0] c0_ddr4_cs_n,
inout wire [71:0] c0_ddr4_dq,
inout wire [17:0] c0_ddr4_dqs_c,
inout wire [17:0] c0_ddr4_dqs_t,
output logic [0:0] c0_ddr4_odt,
output logic c0_ddr4_par,
output logic c0_ddr4_reset_n,
output logic c0_ddr4_ui_clk_sync_rst,

// Reference clock
input logic c0_sysclk_clk_n,
input logic c0_sysclk_clk_p,
output logic chip_rstn,
input logic chipset_clk,
input logic chipset_rstn,
output logic c0_init_calib_complete,

input logic [`NOC_DATA_WIDTH-1:0] mem_flit_in_data ,
input logic mem_flit_in_val ,
output logic mem_flit_in_rdy ,

output logic [`NOC_DATA_WIDTH-1:0] mem_flit_out_data ,
output logic mem_flit_out_val ,
input logic mem_flit_out_rdy
);

logic mc_rst;
logic mc_clk;

logic trans_fifo_val;
logic [`NOC_DATA_WIDTH-1:0] trans_fifo_data;
logic trans_fifo_rdy;

logic fifo_trans_val;
logic [`NOC_DATA_WIDTH-1:0] fifo_trans_data;
logic fifo_trans_rdy;

logic [`AXI4_ID_WIDTH -1:0] m_axi_awid;
logic [`AXI4_ADDR_WIDTH -1:0] m_axi_awaddr;
Copy link

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

please remove extra space.

logic [`AXI4_LEN_WIDTH -1:0] m_axi_awlen;
logic [`AXI4_SIZE_WIDTH -1:0] m_axi_awsize;
logic [`AXI4_BURST_WIDTH -1:0] m_axi_awburst;
logic m_axi_awlock;
logic [`AXI4_CACHE_WIDTH -1:0] m_axi_awcache;
logic [`AXI4_PROT_WIDTH -1:0] m_axi_awprot;
logic [`AXI4_QOS_WIDTH -1:0] m_axi_awqos;
logic [`AXI4_REGION_WIDTH -1:0] m_axi_awregion;
logic [`AXI4_USER_WIDTH -1:0] m_axi_awuser;
logic m_axi_awvalid;
logic m_axi_awready;

logic [`AXI4_ID_WIDTH -1:0] m_axi_wid;
Comment on lines +73 to +75
Copy link

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

The code formatting seems to be not consistent. Please review and remove extra space/tab and comments in the rest of this PR.

logic [`AXI4_DATA_WIDTH -1:0] m_axi_wdata;
logic [`AXI4_STRB_WIDTH -1:0] m_axi_wstrb;
logic m_axi_wlast;
logic [`AXI4_USER_WIDTH -1:0] m_axi_wuser;
logic m_axi_wvalid;
logic m_axi_wready;

logic [`AXI4_ID_WIDTH -1:0] m_axi_arid;
logic [`AXI4_ADDR_WIDTH -1:0] m_axi_araddr;
logic [`AXI4_LEN_WIDTH -1:0] m_axi_arlen;
logic [`AXI4_SIZE_WIDTH -1:0] m_axi_arsize;
logic [`AXI4_BURST_WIDTH -1:0] m_axi_arburst;
logic m_axi_arlock;
logic [`AXI4_CACHE_WIDTH -1:0] m_axi_arcache;
logic [`AXI4_PROT_WIDTH -1:0] m_axi_arprot;
logic [`AXI4_QOS_WIDTH -1:0] m_axi_arqos;
logic [`AXI4_REGION_WIDTH -1:0] m_axi_arregion;
logic [`AXI4_USER_WIDTH -1:0] m_axi_aruser;
logic m_axi_arvalid;
logic m_axi_arready;

logic [`AXI4_ID_WIDTH -1:0] m_axi_rid;
logic [`AXI4_DATA_WIDTH -1:0] m_axi_rdata;
logic [`AXI4_RESP_WIDTH -1:0] m_axi_rresp;
logic m_axi_rlast;
logic [`AXI4_USER_WIDTH -1:0] m_axi_ruser;
logic m_axi_rvalid;
logic m_axi_rready;

logic [`AXI4_ID_WIDTH -1:0] m_axi_bid;
logic [`AXI4_RESP_WIDTH -1:0] m_axi_bresp;
logic [`AXI4_USER_WIDTH -1:0] m_axi_buser;
logic m_axi_bvalid;
logic m_axi_bready;

noc_bidir_afifo mig_afifo (
.clk_1 ( chipset_clk ),
.rst_1 ( ~chipset_rstn ),

.clk_2 ( mc_clk ),
.rst_2 ( mc_rst ),

// CPU --> MIG
.flit_in_val_1 ( mem_flit_in_val ),
.flit_in_data_1 ( mem_flit_in_data ),
.flit_in_rdy_1 ( mem_flit_in_rdy ),

.flit_out_val_2 ( fifo_trans_val ),
.flit_out_data_2 ( fifo_trans_data ),
.flit_out_rdy_2 ( fifo_trans_rdy ),

// MIG --> CPU
.flit_in_val_2 ( trans_fifo_val ),
.flit_in_data_2 ( trans_fifo_data ),
.flit_in_rdy_2 ( trans_fifo_rdy ),

.flit_out_val_1 ( mem_flit_out_val ),
.flit_out_data_1 ( mem_flit_out_data ),
.flit_out_rdy_1 ( mem_flit_out_rdy )
);


noc_axi4_bridge noc_axi4_bridge (
.clk ( mc_clk ),
.rst_n ( ~mc_rst ),
.uart_boot_en ( 1'b0 ),
.phy_init_done ( c0_init_calib_complete),

.src_bridge_vr_noc2_val ( fifo_trans_val ),
.src_bridge_vr_noc2_dat ( fifo_trans_data ),
.src_bridge_vr_noc2_rdy ( fifo_trans_rdy ),

.bridge_dst_vr_noc3_val ( trans_fifo_val ),
.bridge_dst_vr_noc3_dat ( trans_fifo_data ),
.bridge_dst_vr_noc3_rdy ( trans_fifo_rdy ),

.m_axi_awid ( m_axi_awid ),
.m_axi_awaddr ( m_axi_awaddr ),
.m_axi_awlen ( m_axi_awlen ),
.m_axi_awsize ( m_axi_awsize ),
.m_axi_awburst ( m_axi_awburst ),
.m_axi_awlock ( m_axi_awlock ),
.m_axi_awcache ( m_axi_awcache ),
.m_axi_awprot ( m_axi_awprot ),
.m_axi_awqos ( m_axi_awqos ),
.m_axi_awregion ( m_axi_awregion ),
.m_axi_awuser ( m_axi_awuser ),
.m_axi_awvalid ( m_axi_awvalid ),
.m_axi_awready ( m_axi_awready ),

.m_axi_wid ( m_axi_wid ),
.m_axi_wdata ( m_axi_wdata ),
.m_axi_wstrb ( m_axi_wstrb ),
.m_axi_wlast ( m_axi_wlast ),
.m_axi_wuser ( m_axi_wuser ),
.m_axi_wvalid ( m_axi_wvalid ),
.m_axi_wready ( m_axi_wready ),

.m_axi_bid ( m_axi_bid ),
.m_axi_bresp ( m_axi_bresp ),
.m_axi_buser ( m_axi_buser ),
.m_axi_bvalid ( m_axi_bvalid ),
.m_axi_bready ( m_axi_bready ),

.m_axi_arid ( m_axi_arid ),
.m_axi_araddr ( m_axi_araddr ),
.m_axi_arlen ( m_axi_arlen ),
.m_axi_arsize ( m_axi_arsize ),
.m_axi_arburst ( m_axi_arburst ),
.m_axi_arlock ( m_axi_arlock ),
.m_axi_arcache ( m_axi_arcache ),
.m_axi_arprot ( m_axi_arprot ),
.m_axi_arqos ( m_axi_arqos ),
.m_axi_arregion ( m_axi_arregion ),
.m_axi_aruser ( m_axi_aruser ),
.m_axi_arvalid ( m_axi_arvalid ),
.m_axi_arready ( m_axi_arready ),

.m_axi_rid ( m_axi_rid),
.m_axi_rdata ( m_axi_rdata ),
.m_axi_rresp ( m_axi_rresp ),
.m_axi_rlast ( m_axi_rlast ),
.m_axi_ruser ( m_axi_ruser ),
.m_axi_rvalid ( m_axi_rvalid ),
.m_axi_rready ( m_axi_rready )

);

polara_fpga polara_i (

.c0_sysclk_clk_p ( c0_sysclk_clk_p ),
.c0_sysclk_clk_n ( c0_sysclk_clk_n ),
.c0_ddr4_ui_clk ( mc_clk ),
.c0_ddr4_ui_clk_sync_rst ( mc_rst ),
.c0_init_calib_complete ( c0_init_calib_complete ),

// DDR4 physicall interface
.c0_ddr4_act_n ( c0_ddr4_act_n ), // cas_n, ras_n and we_n are multiplexed in ddr4
.c0_ddr4_adr ( c0_ddr4_adr ),
.c0_ddr4_ba ( c0_ddr4_ba ),
.c0_ddr4_bg ( c0_ddr4_bg ), // bank group address
.c0_ddr4_ck_t ( c0_ddr4_ck_t ),
.c0_ddr4_ck_c ( c0_ddr4_ck_c ),
.c0_ddr4_cke ( c0_ddr4_cke ),
.c0_ddr4_cs_n ( c0_ddr4_cs_n ),
.c0_ddr4_dq ( c0_ddr4_dq ),
.c0_ddr4_dqs_c ( c0_ddr4_dqs_c ),
.c0_ddr4_dqs_t ( c0_ddr4_dqs_t ),
.c0_ddr4_odt ( c0_ddr4_odt ),
.c0_ddr4_par ( c0_ddr4_par ), // output logic c0_ddr4_parity
.c0_ddr4_reset_n ( c0_ddr4_reset_n ),

// DDR4 control interface, not used, grounded
.c0_ddr4_s_axi_ctrl_awvalid(1'b0 ), // input logic c0_ddr4_s_axi_ctrl_awvalid
.c0_ddr4_s_axi_ctrl_awready( ), // output logic c0_ddr4_s_axi_ctrl_awready
.c0_ddr4_s_axi_ctrl_awaddr (32'b0 ), // input logic [31 : 0] c0_ddr4_s_axi_ctrl_awaddr
.c0_ddr4_s_axi_ctrl_wvalid (1'b0 ), // input logic c0_ddr4_s_axi_ctrl_wvalid
.c0_ddr4_s_axi_ctrl_wready ( ), // output logic c0_ddr4_s_axi_ctrl_wready
.c0_ddr4_s_axi_ctrl_wdata (32'b0 ), // input logic [31 : 0] c0_ddr4_s_axi_ctrl_wdata
.c0_ddr4_s_axi_ctrl_bvalid ( ), // output logic c0_ddr4_s_axi_ctrl_bvalid
.c0_ddr4_s_axi_ctrl_bready (1'b0 ), // input logic c0_ddr4_s_axi_ctrl_bready
.c0_ddr4_s_axi_ctrl_bresp ( ), // output logic [1 : 0] c0_ddr4_s_axi_ctrl_bresp
.c0_ddr4_s_axi_ctrl_arvalid(1'b0 ), // input logic c0_ddr4_s_axi_ctrl_arvalid
.c0_ddr4_s_axi_ctrl_arready( ), // output logic c0_ddr4_s_axi_ctrl_arready
.c0_ddr4_s_axi_ctrl_araddr (32'b0 ), // input logic [31 : 0] c0_ddr4_s_axi_ctrl_araddr
.c0_ddr4_s_axi_ctrl_rvalid ( ), // output logic c0_ddr4_s_axi_ctrl_rvalid
.c0_ddr4_s_axi_ctrl_rready (1'b0 ), // input logic c0_ddr4_s_axi_ctrl_rready
.c0_ddr4_s_axi_ctrl_rdata ( ), // output logic [31 : 0] c0_ddr4_s_axi_ctrl_rdata
.c0_ddr4_s_axi_ctrl_rresp ( ), // output logic [1 : 0] c0_ddr4_s_axi_ctrl_rresp

.chip_rstn ( chip_rstn ),

// AXI4 Memory Interface
.c0_ddr4_s_axi_awid ( m_axi_awid), // input logic [15 : 0] c0_ddr4_s_axi_awid
.c0_ddr4_s_axi_awaddr ( m_axi_awaddr), // input logic [34 : 0] c0_ddr4_s_axi_awaddr
.c0_ddr4_s_axi_awlen ( m_axi_awlen), // input logic [7 : 0] c0_ddr4_s_axi_awlen
.c0_ddr4_s_axi_awsize ( m_axi_awsize), // input logic [2 : 0] c0_ddr4_s_axi_awsize
.c0_ddr4_s_axi_awburst ( m_axi_awburst), // input logic [1 : 0] c0_ddr4_s_axi_awburst
.c0_ddr4_s_axi_awlock ( m_axi_awlock), // input logic [0 : 0] c0_ddr4_s_axi_awlock
.c0_ddr4_s_axi_awcache ( m_axi_awcache), // input logic [3 : 0] c0_ddr4_s_axi_awcache
.c0_ddr4_s_axi_awprot ( m_axi_awprot), // input logic [2 : 0] c0_ddr4_s_axi_awprot
.c0_ddr4_s_axi_awqos ( m_axi_awqos), // input logic [3 : 0] c0_ddr4_s_axi_awqos
.c0_ddr4_s_axi_awvalid ( m_axi_awvalid), // input logic c0_ddr4_s_axi_awvalid
.c0_ddr4_s_axi_awready ( m_axi_awready), // output logic c0_ddr4_s_axi_awready
.c0_ddr4_s_axi_wdata ( m_axi_wdata), // input logic [511 : 0] c0_ddr4_s_axi_wdata
.c0_ddr4_s_axi_wstrb ( m_axi_wstrb), // input logic [63 : 0] c0_ddr4_s_axi_wstrb
.c0_ddr4_s_axi_wlast ( m_axi_wlast), // input logic c0_ddr4_s_axi_wlast
.c0_ddr4_s_axi_wvalid ( m_axi_wvalid), // input logic c0_ddr4_s_axi_wvalid
.c0_ddr4_s_axi_wready ( m_axi_wready), // output logic c0_ddr4_s_axi_wready
.c0_ddr4_s_axi_bready ( m_axi_bready), // input logic c0_ddr4_s_axi_bready
.c0_ddr4_s_axi_bid ( m_axi_bid), // output logic [15 : 0] c0_ddr4_s_axi_bid
.c0_ddr4_s_axi_bresp ( m_axi_bresp), // output logic [1 : 0] c0_ddr4_s_axi_bresp
.c0_ddr4_s_axi_bvalid ( m_axi_bvalid), // output logic c0_ddr4_s_axi_bvalid
.c0_ddr4_s_axi_arid ( m_axi_arid), // input logic [15 : 0] c0_ddr4_s_axi_arid
.c0_ddr4_s_axi_araddr ( m_axi_araddr), // input logic [34 : 0] c0_ddr4_s_axi_araddr
.c0_ddr4_s_axi_arlen ( m_axi_arlen), // input logic [7 : 0] c0_ddr4_s_axi_arlen
.c0_ddr4_s_axi_arsize ( m_axi_arsize), // input logic [2 : 0] c0_ddr4_s_axi_arsize
.c0_ddr4_s_axi_arburst ( m_axi_arburst), // input logic [1 : 0] c0_ddr4_s_axi_arburst
.c0_ddr4_s_axi_arlock ( m_axi_arlock), // input logic [0 : 0] c0_ddr4_s_axi_arlock
.c0_ddr4_s_axi_arcache ( m_axi_arcache), // input logic [3 : 0] c0_ddr4_s_axi_arcache
.c0_ddr4_s_axi_arprot ( m_axi_arprot), // input logic [2 : 0] c0_ddr4_s_axi_arprot
.c0_ddr4_s_axi_arqos ( m_axi_arqos), // input logic [3 : 0] c0_ddr4_s_axi_arqos
.c0_ddr4_s_axi_arvalid ( m_axi_arvalid), // input logic c0_ddr4_s_axi_arvalid
.c0_ddr4_s_axi_arready ( m_axi_arready), // output logic c0_ddr4_s_axi_arready
.c0_ddr4_s_axi_rready ( m_axi_rready), // input logic c0_ddr4_s_axi_rready
.c0_ddr4_s_axi_rlast ( m_axi_rlast), // output logic c0_ddr4_s_axi_rlast
.c0_ddr4_s_axi_rvalid ( m_axi_rvalid), // output logic c0_ddr4_s_axi_rvalid
.c0_ddr4_s_axi_rresp ( m_axi_rresp), // output logic [1 : 0] c0_ddr4_s_axi_rresp
.c0_ddr4_s_axi_rid ( m_axi_rid), // output logic [15 : 0] c0_ddr4_s_axi_rid
.c0_ddr4_s_axi_rdata ( m_axi_rdata), // output logic [511 : 0] c0_ddr4_s_axi_rdata
// PCIe
.pci_express_x16_rxn (pci_express_x16_rxn),
.pci_express_x16_rxp (pci_express_x16_rxp),
.pci_express_x16_txn (pci_express_x16_txn),
.pci_express_x16_txp (pci_express_x16_txp),
.pcie_perstn (pcie_perstn),
.pcie_refclk_clk_n (pcie_refclk_clk_n),
.pcie_refclk_clk_p (pcie_refclk_clk_p),
.resetn (resetn)
);

endmodule

Loading