Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[LLVM][XTHeadVector] Implement 16.1 vmand{n}/vmnand/vmxor/vmor{n}/vmnor/vmxnor #95

Merged
merged 4 commits into from
Apr 11, 2024

Conversation

imkiva
Copy link
Collaborator

@imkiva imkiva commented Apr 9, 2024

As title. Note:

Redefine AllMasks from RISCVInstrInfoVPseudos.td to remove fractionally-grouped register groups. So we will not have mask register operations that accept vbool_<16/32/64>_t. But riscv-v-intrinsic-0.7.1.pdf declares them. This is left to be addressed in future PRs (when it comes to clang part).

@ChunyuLiao
Copy link
Collaborator

rebase ~

@ChunyuLiao
Copy link
Collaborator

我刚刚合并了一个,看起来又冲突了。。。。。

@imkiva
Copy link
Collaborator Author

imkiva commented Apr 10, 2024

我刚刚合并了一个,看起来又冲突了。。。。。

我又 rebase 好了 ~

新的 PR 还是继续用 Squash merge 吧,这样 commit 历史里会清晰一些,之后和上游同步的时候也不容易选错 commit

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants